0
Ñ
~
0
m
~
Ö
÷

## Kohsaku Shibata

¥1	EAST SEARCH	9/9/2006 Databases
13	ľ	
5 7 7	Very form instruction would will similaries	US-PGPUB, USPAT, USOCK, PPRS, EPO, JPO, DERWENT, IBM_TUB
25		USPAT, USOCK; FPRS; EPO; JPO; DEKWENT; IBM
929   929		USPAL; USOCK; FPRS; EPO; JPO;
	_	USPAT; USOCR; FPRS; EPO;
S5 55		USPAT; USOCR; FPRS; EPO;
		USPAT; USOCR;
S7 408	S4 and simulat\$3	US-PGPUB; USPAT, USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
	S7 and (simulat\$3 with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S10 32	S7 and (simulat\$3 with cycle)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
	S7 and (generat\$3 with simulat\$3 with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S27 6	very long instruction word with processor with resource	USOCR, FPRS, EPO,
	S7 and (simulat\$3 with cycle-by-cycle)	USPAT; USOCR; FPRS; EPO;
	S7 and (stor\$3 with "register set")	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
	S7 and (generat\$3 with instuction with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
	S7 and (display\$3 with simulat\$3 with result)	USPAT; USOCR; FPRS; EPO;
S33 4	S7 and ((count\$3 or number) with (execution near2 cycle))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
	S7 and (cancel\$3 with execution)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
	S7 and (simulat\$3 with stop with instruction)	USPAT; USOCR; FPRS;
	S7 and (break with condition with stop)	USPAT;
	S7 and (simulat\$3 with pipeline)	USPAT; USOCR; FPRS;
S19 12	S7 and (simulat\$3 with (simultaneous\$2 or concurrent\$2))	USPAT; USOCR; FPRS; EPO; JPO;
	S7 and (display\$3 with pipeline)	USPAT; USOCR; FPRS; EPO;
	S7 and (pipeline with instruction)	USPAT; USOCR; FPRS; EPO;
	S7 and (pipeline with stage)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S23 9	S7 and (simulat\$3 with step with execution)	USPAT; USOCR; FPRS; EPO;
	S7 and (step with execution with instruction)	USPAT; USOCR; FPRS; EPO;
	S44 and S19	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
	S7 and (step with execution with cycle)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S26 2	S7 and (step with execution with display\$3)	USPAT;
	S7 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S8 2	S7 and (simulat\$3 with instruction-by-instruction)	USPAT; USOCR; FPRS; EPO;
	S7 and ((sav\$3 or stor\$3) with (memory near2 (data or writing)))	
	S7 and (break with condition with determin\$3)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
		USPAT; USOCR; FPRS; EPO;
	S7 and (delay\$3 with (cycle or insruction))	USPAT; USOCR; FPRS;
_	S7 and (updat\$3 with result)	FPRS; EPO; JPO; DERWENT;
	S7 and (cancel\$3 with execution with instruction)	USOCR; FPRS; EPO;
_	S7 and ((updat\$3 or delay) with (information or instruction))	USOCR; FPRS; EPO;
_	S7 and (output near2 dependency)	FPRS;
S41 162	or S2 or S5 or S6 or S8 or S9 or S10	FPRS;
S40 183	S7 and ((updat\$3 or delay) with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

142	741 and 743	TO DEDIVISION TO SODE EDDE: EDD OF DEDIVISION TO THE
162	S41 or S43	FPO. JPO. DERWENT.
13	S44 and S6	FPRS; EPO; JPO; DERWENT;
0	S7 and (simulat\$3 with instruction-based)	FPRS; EPO; JPO; DERWENT; IBM
က	S7 and (break with condition with instruction)	USOCR; FPRS; EPO; JPO; DERWENT; I
က	S54 and (break with condition with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_
43	S54 and (pipeline with stage)	USOCR; FPRS; EPO; JPO; DERWENT; I
- (	S54 and (simulat\$3 with stop with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
2	S54 and (display\$3 with simulat\$3 with result)	USOCR; FPRS; EPO; JPO; DERWENT;
708	049 Of 050	USOCK; FPKS; EPO; JPO; DEKWENT;
3 5	554 and (Neav\$3 or stor\$3) with (memory near) (data or writing)))	USPA1,
2 2		USOCR: FPRS: FPO: JPO: DERWENT
29	S54 and (simulat\$3 with instruction)	USOCR: FPRS: EPO: JPO: DERWENT:
7	S54 and (display\$3 with pipeline)	USOCR; FPRS; EPO; JPO; DERWENT; I
22	S49 and S50	USOCR; FPRS; EPO; JPO; DERWENT;
12	very long instruction word with simulat\$3	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
408		USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
<del>1</del> 3	S51 and (simulat\$3 with ((group or set or plurality) near2 instruction))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
7	S54 and (simulat\$3 with instruction-by-instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
4	S54 and (generat\$3 with simulat\$3 with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
4	very long instruction word same simulat\$3	FPRS; EPO; JPO; DERWENT; I
1930	very long instruction word with processor	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
3 -	S54 and (simulated with cycle)	
- 5	SS4 and (step with execution with instruction)	USPAT: USOCR,
12	S54 and (simulat\$3 with (simultaneous\$2 or concurrent\$2))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
102	S54 and (pipeline with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
2	S51 and (pipeline with cycle with (simutat\$3 or debug\$4))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
7	S54 and (step with execution with cycle)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
<b>o</b> (	S54 and (simulat\$3 with step with execution)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
7 %	554 and (step with execution with display≯5)	
ç 9 c	VER land instruction word with processor with resource	USPAT: USOCK,
1		USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
162	S87 or S89	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
œ	S51 and (pipeline with instruction with (simulat\$3 or debug\$4))	USPAT; USOCR, FPRS, EPO, JPO, DERWENT; I
4	S54 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource)	_
78	S99 or S100	FPRS; EPO; JPO; DERWENT; I
က	S54 and (break with condition with determin\$3)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
5	S54 and ((updat\$3 or chang\$3) with resource)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
4	S54 and ((count\$3 or number) with (execution near2 cycle))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
52	S54 and (delay\$3 with (cycle or insruction))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
က	S54 and (cancel\$3 with execution with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
137	S54 and (updat\$3 with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
က	and (cancel\$3 with execution)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
162	S48 or S49 or S52 or S53 or S55 or S56 or S57 or S59 or S59 or S60 or S61 or S62 or S63 or US.PGPHB	IISPAT IISOCB FDRS

\$88 \$84 \$85 \$85 \$86 \$89 \$92 \$92 \$98 \$98 \$98 \$99 \$100	304 4 4 218 183 142 12 325 419 18 18 17 5 5	4 S67 or S76 or S83 or S86 or S85  S54 and (output near2 dependency)  S54 and (updat\$3 or delay) with (information or instruction))  S54 and (updat\$3 or delay) with instruction)  S54 and (updat\$3 or delay) with instruction)  S51 and (inpeline with cycle)  S51 and (pipeline with instruction)  S51 and (pipeline with instruction)  S51 and (pipeline with instruction)  S51 and (cycle)  S51 and (cycle)  S51 and (cycle with debug\$4)  S92 and (cycle with debug\$4)  S92 and (instruction with debug\$4)  S101 and (S87 or S88)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
10730120		Kohsaku Shibata	

## EAST SEARCH

9/9/2006

Abstract																								
Issue Date Current OR	20060803 711/110	20060706 717/158	20060518 714/741	20060504 712/240	20060504 712/238	20060504 712/24	20060406 714/5	20060330 375/341	20060302 709/217	20060119 717/136	20051229 710/72	20051124 718/105	20051006 713/322	20050929 712/35	20050901 327/175	20050818 712/24	20050804 710/22	20050728 712/227	20050728 347/19	20050714 347/19	20050707 712/214	20050707 712/34	20050421 717/151	20050421 703/22
Results of search set S91: Document Kind Codes Title	US 20060174059 A1 Speculative data loading using circular addressing or simulated circular addressing	US 20060150170 A1 Methods and apparatus for automated generation of abbreviated instruction set and configure		US 20060095750 A1 Processes, circuits, devices, and systems for branch prediction and other processor improver				_	US 20060047776 A1 Automated failover in a cluster of geographically dispersed server nodes using data replicatio		Methods and apparatus			US 20050216702 A1 Dual-processor complex domain floating-point DSP system on chip	US 20050189976 A1 Enhanced negative constraint calculation for event driven simulations		US 20050172050 A1 Methods and apparatus for providing data transfer control		US 20050162456 A1 Printer with capacitive printer cartridge data reader		US 20050149697 A1 Mechanism to exploit synchronization overhead to improve multithreaded performance	US 20050149693 A1 Methods and apparatus for dual-use coprocessing/debug interface		US 20050086040 A1 System incorporating physics processing unit

Method, apparatus and instructions for parallel data conversions Method, apparatus and instructions for parallel data conversions Methods and apparatus and instructions for parallel data conversions Methods and apparatus for scalable array processor interrupt detection and response 20050213 Methods and apparatus for scalable array processor interrupt detection and response 20050213 Multiple-thread processor for threaded software applications Programmetre describe prefetching for media processors Timage processing apparatus for predicting indirect branch larget addresses 20041030 Methods apparatus and compiler for predicting indirect branch larget addresses 20040819 System and resource consumption management in a distributed network environment Methods and apparatus for providing odata transfer control Systems in and resource consumption management in a distributed network environment Methods and apparatus for providing contact six witching between software tasks with reconfigut 20040615 Interrupt control apparatus and method and program Methods and apparatus six of method and program Methods and apparatus for providing contact six witching between software tasks withing between software and resource consumption management in a distribution method and apparatus soft mitating software and prediction method software soft	20050075849 A1	Physics processing unit	20050407 703/2
Methods and apparatus for providing bit-eversal and multicast functions utilizing DMA contro Methods and apparatus for providing bit-eversal and multicast functions utilizing DMA contro Methods and apparatus for scalable are applications Programmative event driven yield metal processor internupt detection and response Multiple-thread processor for funcated software applications Programmative event driven yield metal-chains mivilin may advase other threads Programmative event driven yield metal-chains mivilin may advase other threads Programmative event driven yield metal-chains mivilin may advase other threads Programmative event driven yield metal-chains mivilin may advase other threads Programmative for providing data transfer control Methods and apparatus of propriatin and program with the form of liking separatus for control and resource consumption management in a distributed network environment Methods and apparatus of method and program with promy functions in a VLIVW processor Internuction control apparatus and method in the form of ink dots on cards by dynamically customizing segmented belief codes based Simulation apparatus and method metal-fire counters in network computing environments Methods and apparatus for demandarial programs by traversing a finite state mc Boadons and paparatus of method and program in the form of ink dots on cards (SMD) instructions Data distribution methanism in the form of ink dots on cards (SMD) instructions Data distribution methanism in the form of ink dots on cards of SMD) instructions Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Data distribution methanism in the form of ink dots on cards Methods and apparatus for divinding a principal processor of the	۶ <u>۶</u>	Method for providing physics simulation data Method, apparatus and instructions for parallel data conversions	20050407 463/1 20050310 708/204
Methods and apparatus for scalable array processor interrupt detection and response 20050203  Multiple-thread processor for threaded software applications and apparatus for predicting for media processors  Program-directed cache prefetching for media processors  Image processors and apparatus and compiler for predicting indirect branch target addresses  Program-directed cache prefetching for media processors  Image processors and compiler for predicting indirect branch target addresses  Program-directed cache prefetching for media processors  Methods and compiler for predicting indirect branch target addresses  Program-directed cache prefetching for media processors  Methods and apparatus for providing data transfer control processors  Methods and apparatus for providing data transfer control processors  Simulation apparatus, method and program  Methods and apparatus and method  Methods and apparatus for development in a distributed network environment  Methods and apparatus for providing control programs by traversing a finite state mc  20040513  Interrupt countrol apparatus and method  Methods and apparatus for development in the form of ink dots on cards  Boosting simulation performance by dynamically customizing segmented object codes based  Defect tracering by dutification relativities freal-time countries in network computing environments  Defect tracering by dutification relations of abbreviated instructions set and comfigur.  Defect tracering by dutification effectual and verification set and comfigure  Defect tracering by dutification effectual and verification set and comfigure  Defect area from good by distribution and everifications into cycle-base  Methods and apparatus for intelling and resynchronizing methods and apparatus for instructions set and configure to configuration effects in photographs  Methods and apparatus for influentations on Configurable Processors  Methods and apparatus for influentation and memory interface device acide prefetching of ormeria processors  Methods and apparatus fo	F	Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro	20050217 710/22
Muniparamenta of processor for intraced sonware approcessors  Image processing apparatus for applying effects to a stored image  Image processing apparatus for applying effects to a stored image  Method, apparatus and compiler for predicting indirect branch larget addresses  20040193  Programmable event driven jield that transfer control  Methods and apparatus for providing context switching between software tasks with reconfig,  System & method of linking separatus for providing context switching between software tasks with reconfig,  System & method of linking separatus for providing context switching between software tasks with reconfig,  System & method of linking separatus for providing context switching between software tasks with reconfig,  System & method of linking separatus for providing context switching between software tasks with reconfig,  System & method of linking separatus for providing context switching between software tasks with reconfig to 2004051  Methods and apparatus for generating functional test programs by traversing a finite state mc  Response fine and resource consumption management in a distributed network environment interval control apparatus for generating functional test programs by traversing a finite state mc  Response fine and resource consumption management in a distribution mechanism in the form of minical of soft son cards  Defect tracking by utilizing real-time counters in network computing environments for minimaling and resource and separatus for method and separatus for infinity and reconficular and resources on the form of the formation of solor transforming behaviorial architectural and verification of color transforming behaviorial and reparatus for simulation garden control in the form of the form of the form of the	£ 3	Methods and apparatus for scalable array processor interrupt detection and response	20050203 712/233
Image processing apparatus for applying effects to a stored image Image processing apparatus for applying effects to a stored image Methods and apparatus and mechanism which may activate other threads Programmable event driven yeld mechanism which may activate other threads Programmable event driven yeld mechanism which may activate other threads Programmable event driven yeld mechanism which may activate other threads Methods and apparatus in method and program System and paparatus in method and program Methods and apparatus for providing context switching between software tasks with reconfigu. Simulation apparatus in method and program Methods and apparatus for providing context switching between software tasks with reconfigu. Simulation apparatus in method and program Methods and apparatus for providing context switching between software sing a finite state mc Boosting simulation performance by dynamically customizing segmented object codes based Data distribution mechanism in the form of ink dots on cards Boosting simulation performance by dynamically customizing methods may be transforming paparatus for initiating and resynchronizing multi-cycle SIMD instructions Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions and paparatus for initiating and verychronizing system Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions and paparatus for initiating and resprenation of abbreviated instructions set and configure Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions and paparatus for simulation system ormplier Methods and apparatus for simulation processors Methods and apparatus for simulation processors Method and apparatus for simulation processors Method and apparatus for simulation processors Method and apparatus for evaluating object states of design nodes for cycle-based simulation Methods and apparatus for evaluating	0.0743 A1	imulipie-trilead processor for trileaded sortware applications Program-directed cache prefetching for media processors	20050113 712/10
Method, apparatus and compiler for predicting indirect branch target addresses Programmable event driven yield mechanism which may activate other threads Methods and apparatus to providing data transfer control System & method of linking separately commiled simulations Methods and apparatus for providing data transfer control System & method of linking separately commiled simulations Methods and apparatus for providing data transfer control Simulation apparatus, method and into providing petween software tasks with reconfigurate by the Response time and resource consumption management in a distributed network environment Methods and apparatus for establishing port priority functions in a VLIW processor Simulation performance by dynamically customizing segmented object codes based Data distribution mechanism in the form of ink dots on cards Boosting simulation performance by dynamically customizing muth-cycle SIMD instructions Method for transformance by dynamically customizing muth-cycle SIMD instructions Method for transforming behavioral architectural and verification specifications into cycle-bas; Method for transforming behavioral architectural and verification specifications into cycle-bas; Method for transforming behavioral architectural and verification specifications into cycle-bas; Method for transforming behavioral architectural and verification specifications of color transforming behavioral architectural and verification specifications of color transforming behavioral architectural and verifications of color transforming behavioral architectural and programs to respect to a cameration of above transforming behavioral and optimization for object transforming denerating development environment for developing system LSI and medium which Method and apparatus for simulation system compiler.  Print roll for use in a camera inaging system of color transformation for mapper directed cache prefetching for major processors  Storing execution results of mispredicted parts in a superscalar computer processor.		Image processing apparatus for applying effects to a stored image	20041104 348/207.2
Programmable event driven yield mechanism which may activate other threads 20040819 20040819 (Methods and apparatus for providing data transfer control 19 System & method of inking separately compiled simulations with the foliation of paparatus for providing context switching between software tasks with reconfigu 20040805 20040408 20050805 20040805 200	¥	Method, apparatus and compiler for predicting indirect branch target addresses	
Methods and apparatus for providing data transfer control System & method of linking separately for compiled simulations Methods and apparatus for providing data transfer control System & method of linking separately for compiled simulations Methods and apparatus for providing context switching between software tasks with reconfigu Source consumption management in a distributed network environment Seponse time and resource consumption management in a distributed network environment Methods and apparatus for establishing port priority functional test programs by traversing a finite state mc 20040150 Internut control apparatus and method Methods and apparatus for establishing port priority functional test programs by traversing a finite state mc 20040162 Boosting simulation performance by dynamically customizing segmented object codes based Defect tracking by utilizing real-time counters in network computing environments Defect tracking by utilizing real-time counters in network computing environments Methods and apparatus for initiating and resynchronizing mutti-cycle SIMD instructions Methods and apparatus for initiating and resynchronizing mutti-cycle SIMD instructions Methods and apparatus for initiating and incomputer processors Method for transformation effects in photographs Print foil for use in a camera imaging system Methods and apparatus for simulation system complier Storing execution results of mispredicted paths in a superscalar computer processors Storing execution results of mispredicted paths in a superscalar computer processor Method and apparatus for simulation processors Method and apparatus for media processors Method and apparatus for media processors Method and apparatus for minitation processors Method and apparatus for media processors Method and apparatus for media processors Method and apparatus for evaluating logic states of design nodes for cycle-based simulation Method and apparatus for evaluating floric transfer control Method and apparatus for evaluating floric transfer control Met	¥	Programmable event driven yield mechanism which may activate other threads	
System & memor on limiting separatus for providing context switching between software tasks with reconfig.  System & memor on limiting separatus for providing context switching between software tasks with reconfig.  Simulation apparatus, method and program.  Response time and resource consumption management in a distributed network environment 20040525  Simulation apparatus for establishing port priority functions in a VLIW processor.  Methods and apparatus for establishing port priority functions in a VLIW processor.  Methods and apparatus for establishing both annically customizing segmented object codes based 20040408  Boosting simulation performance by dynamically customizing segmented object codes based 20040408  Data distribution mechanism in the form of ink dots on cards  Data distribution mechanism in the form of ink dots on cards  Data distribution mechanism in the form of ink dots on cards  Data distribution performance by dynamically customizing segmented object codes based 20040408  Data distribution mechanism in the form of ink dots on cards  Data distribution mechanism in the form of ink dots on cards  Data distribution performance by dynamically customizing multi-cycle SIMD instructions  Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions and configuration for interpretation development environment for development instruction in echniques  Method and apparatus for unicomentation of abbreviated instruction set and configuration techniques  Method and apparatus for optimizing Applications on Configurable Processors  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Method and apparatus for simulation system could apparatus for simulation system coulding the formation and apparatus for simulation according to threads  Program-directed cache preferching for media p	₹ :	Methods and apparatus for providing data transfer control	
Methods and apparatus, for paratus for providing between software tasks with reconnigit  Simulation apparatus, method and program  Response time and resource consumption management in a distributed network environment  Response time and resource consumption management in a distributed network environment  Methods and apparatus for generating functional lest programs by traversing a finite state mc  20040403  Methods and apparatus for generating functional lest programs by traversing a finite state mc  200404040  Data distribution mechanism in the form of ink dots on cards  Boosting simulation performance by dynamically customizing segmented object codes based  20040403  Data distribution mechanism in the form of ink dots on cards  Methods and apparatus for initiating and restyrchronizing multi-cycle SIMD instructions  Method for transforming behavioral anchitectural and verification specifications into cycle-base  Method sand apparatus for initiating and restyrchronizing multi-cycle SIMD instruction set and configure  Method sond apparatus for unitiating and microcontroller  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processors  Storing execution results of mispredicted paths in a superscalar computer processors  Method and apparatus for cycle-based computation  Method and apparatus for simulating for media processors  Method and apparatus for simulating for media processors  Method and apparatus for simulating transparent latches  Method and apparatus for simulating transparent latches  Method and apparatus for simulating for media processors  Method and apparatus for simulating transparent latches  Processor having priority changing function according to	₹ ₹	System & method of linking separately compiled simulations	20040805 717/135
Response time and resource consumption management in a distributed network environment methods and apparatus of establishing port priority functions in a VLIW processor interpretatus of establishing port priority functions in a VLIW processor method and apparatus and method method method and apparatus for establishing port priority functions in a VLIW processor interpretatus for preparatus and method method methods and apparatus for premarically customizing segmented object codes based 20040408 Data distribution mechanism in the form of ink doss on cade 20040408 20040408 Defect tracking by utilizing real-time countries in network computing environments 20040318 Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions 20040318 Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions 20040315 Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions set and configure 10 Utilization of color transformation effects in photographs Print roll for use in a camera imaging system 1.51 and medium whic 20040115 Utilization of color transformation effects in photographs Print roll for use in a camera imaging system 25 and apparatus for simulation system compiler 200303031 Method and apparatus for sometime apparatus for sometime and compiler 200303031 Method and apparatus for operating development environment for development processor 200303032 Method and apparatus for operating for media processors Method and apparatus for operating for media processors Method and apparatus for operating for media processor 200303032 Method and apparatus for operating development translator and memory interface device 200303032 Method and apparatus for operating development translator and memory interface device 200303032 Method and apparatus for operating development and processors and distributed memory architectures 2003030323 Method and apparatus for evaluating of electronic devices 20030303 Method and apparatus for distributed devices of electroni	2 5	metrious and apparatus to proviouily context switching between software tasks with recornige. Simulation apparatus method and program	
Methods and apparatus for establishing port priority functions in a VLIW processor Interrupt control apparatus and method Interrupt control apparatus and method Herbrods and apparatus for entating the method Boosting simulation performance by dynamically customizing segmented object codes based Boosting simulation performance by dynamically customizing segmented object codes based Data distribution mechanism in the form of ink dots on cards Defect tracking by utilizing real-time counters in metwork computing environments Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instruction set and configur. Image printing apparatus including a microcontroller Method sorior transformation effects in photographs Print roll for use in a camera imaging system Method of operating advelopment environment for developing system LSI and medium whic Print roll for use in a camera imaging system Method and apparatus for printing Applications on Configurable Processors Storing execution results of mispredicted paths in a superscalar computer processors Storing as and Apparatus for printing Applications on Configurable Processors Storing and apparatus for providing data transfer control Method and apparatus for providing data transfer control Method and apparatus for overlauding hocessor Method and apparatus for simulating transparent latches Method and apparatus for simulating transparent latches Method and apparatus for simulating transparent latches Method and apparatus for overlauding logic states of design nodes for cycle-based computation Method and apparatus for overlauding object states of design nodes for cycle-based simulation Method and apparatus for overlauding data transfer control Method and apparatus for overlauding object states of design nodes over a properation of VLIW processors Automatic design of VLIW processors Automatic design of VLIW processors Automatic design of VLIW processors Method and apparatu	Æ	Response time and resource consumption management in a distributed network environment	
Inherrupt control apparatus and method  Inherrupt control apparatus and method  Inherrupt control apparatus and method  Boosting simulation performance by dynamically customizing segmented object codes based  Data distribution mechanism in the form of ink dots on cards  Data distribution mechanism in the form of ink dots on cards  Defect tracking by utilizing real-time counters in network computing environments  Methods and apparatus for initiating and resynchronizing muttle-cycle SIMD instructions  Methods and apparatus for initiating and resynchronizing muttle-cycle SIMD instructions  Methods and apparatus for initiating and resynchronizing muttle-cycle SIMD instructions  Methods and apparatus for initiating an inicrocontroller  Initiage printing apparatus for initiating an initiating an incoordinal and verification system LSI and medium whic  Print roll for use in a camera imaging system  Method and apparatus for objectiviting Applications on Configurable Processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution apparatus for providing data transfer control  Method and apparatus for providing data transfer control  Methods and apparatus for oyler-based computation  Methods and apparatus for oyler-based computation  Method and apparatus for simulating processor  Method and apparatus for simulating transfer control  Method and apparatus for simulating processor  Method and apparatus for simulating transfer control  Method and apparatus for simulating transfer control  Method and apparatus for simulating transfer or evaluating logic states of design nodes for cycle-based computation  Method and apparatus for simulating transparent latches  Method and apparatus for simulating function according to threads  Processor architecture  Processor architecture  Processor architect	¥	Methods and apparatus for establishing port priority functions in a VLIW processor	20040513 712/216
Methods and apparatus for generating functional test programs by traversing a finite state mc 20040408 Data distribution mechanism in the form of ink dots on cards Data distribution mechanism in the form of ink dots on cards Data distribution mechanism in the form of ink dots on cards Defect tracking by utilizing real-time counters in network computing environments Defect tracking by utilizing real-time counters in network computing environments Defect transforming behavioral architectural and verification specifications into cycle-bas Methods and apparatus for automated generation of abbreviated instruction set and configur?  Methods and apparatus for unitiating and resynchronizing multi-cycle SIMID instructions Wethods and apparatus for unitiating a microcontroller Utilization of color transformation effects in photographs Print roll for use in a camera imaging system Utilization of color transformation system compiler Wethod of generating development environment for developing system LSI and medium whic Method and apparatus for simulation system compiler Storing execution results of mispredicted paths in a superscalar computer processor Storing execution results of mispredicted paths in a superscalar computer processor Method and apparatus for potimizing Applications on Configurable Processors Storing execution results of mispredicted paths in a superscalar computer processor Method and apparatus for simulation processors Method and apparatus for simulation and memory interface device Automatic design of VLIW processors Automatic design of VLIW processors Automatic design of VLIW processors Method and apparatus for instruction translator and memory architectures Processor architecture Compiler for multiple processors Method and apparatus for instruction addressing in indirect VLIW processors Method and apparatus for instruction addressing in indirect VLIW processors Met	A A	Interrupt control apparatus and method	20040506 710/261
1 Boosting simulation performance by dynamically customizing segmented object codes based 1 Defect tracking by utilizing real-time counters in network computing environments 1 Defect tracking by utilizing real-time counters in network computing environments 2 Defect tracking by utilizing real-time counters in network computing environments 2 Defect tracking by utilizing real-time counters in network computing environments 2 Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions 2 Methods and apparatus for automated generation of abbreviated instruction set and configur: 2 Defect transformation effects in photographs 3 Defect transformation effects in photographs 4 Defect transformation effects in photographs 4 Defect transformation effects in photographs 5 Print roll for use in a camera inaging system 6 Method and apparatus for simulation system 7 Method and apparatus for simulation system 7 Storing secuelation results for mispredictions on Configurable Processors 7 Storing secuelation results for mispredictions on Configurable Processors 7 Storing secuelation feather for mispredictions on Configurable Processors 8 Method and apparatus for polynimizing Applications on Configurable Processors 8 Methods and apparatus for simulation processor 9 Method and apparatus for simulation processor 9 Method and apparatus for simulation processor 9 Method and apparatus for simulating transparent latches 9 Method and apparatus for simulation translator and memory interface device 9 Automatic design of VLIW processors 9 Automatic design of VLIW processors 9 Automatic design of VLIW processors 9 Methods and apparatus for instruction dealer on the memory allocation 9 Processor architecture 9 Processor architecture 9 Processor architecture 9 Processor and apparatus for instruction addressing in indirect VLIW processors 9 Methods and apparatus for indirect VLIW memory allocation 9 Methods and apparatus for indirect VLIW memory allocation 9 Methods and apparatus for indirect VLIW memory allocation	¥	Methods and apparatus for generating functional test programs by traversing a finite state mc	20040422 714/33
1 Data distribution mechanism in the form of ink dots on cards 1 Data distribution mechanism in the form of ink dots on cards 2 Dedect ackeding by utilizing real-time counters in network computing environments 2 Dedect ackeding by utilizing real-time counters in network computing environments 2 Ded01328  Methods and apparatus for automated generation of abbreviated instruction set and configuration for transformation activated generation of abbreviated instruction set and configuration for automated generation of abbreviated instruction set and configuration for automated generation of abbreviated instruction set and configuration of color transformation effects in photographs 2 Print roll for use in a camera imaging system 2 Method of color transformation effects in photographs 2 Print roll for use in a camera imaging system 2 Method of color transformation techniques 3 Method of color transformation techniques 3 Method and apparatus for simulation system compiler 3 Storing execution results of mispredicted paths in a superscalar computer processors 3 Methods and Apparatus for Optimizing Applications on Configurable Processors 3 Methods and apparatus for simulation processor 4 Method and apparatus for simulation processor 5 Method and apparatus for simulation processor 5 Method and apparatus for simulating transparent lateriace device 6 Automatic design of VLIW processors 7 Method and apparatus for evaluating logic states of design nodes for cycle-based computation 8 Method and apparatus for simulating transparent lateriace 9 Method and apparatus for infinited memory architectures 9 Methods and apparatus for instruction according to threads 9 Processor architecture 9 Methods and apparatus for indirect VLIW memory al	¥	Boosting simulation performance by dynamically customizing segmented object codes based	
Defect tracking by utilizing real-lime counters in network computing environments  Methods and apparatus for initiating and resynchronizing mutit-cycle SIMD instructions  Methods and apparatus for automated generation of abbreviated instruction set and configur.  Methods and apparatus for automated generation of abbreviated instruction set and configur.  Image printing apparatus for automated generation of abbreviated instruction set and configur.  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Print roll for use in a camera imaging system  Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Method and apparatus for optimizing Applications on Configurable Processors  Methods and apparatus for optimizing Applications on Configurable Processors  Methods and apparatus for evaluating for media processor  Method and apparatus for evaluating transfer control  Method and apparatus for simulation processor  Method and apparatus for simulation franslator and memory interface device  Data processors and apparatus for simulation according to threads  Processor having priority changing function according to threads  Compiler for multiple processors  Compiler for multiple processors  Automatic design of VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Method and apparatus for instruction devices  Compiler for multiple and substratus of indirect VLIW memory allocation  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in midired by the processor having pri	¥	Data distribution mechanism in the form of ink dots on cards	20040408 235/454
Methods and apparatus for initiating and resynchronizing mutit-cycle SIMD instructions  Methods and apparatus for initiating and resynchronizing mutit-cycle SIMD instructions into cycle-bas  Methods and apparatus for automated generation of abbreviated instruction set and configur:  I mage printing apparatus for automated generation of abbreviated instruction set and configur:  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results for providing data transfer control  Method and apparatus for optimizing Applications on Configurable Processors  Method and apparatus for providing data transfer control  Method and apparatus for cycle-based computation  Method and apparatus for cycle-based computation  Method and apparatus for cycle-based computation  Method and apparatus for efficient vocoder implementations  Data processing device with instruction translator and memory interface device  Data processors architecture  Compiler for multiple processors  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors	¥	Defect tracking by utilizing real-time counters in network computing environments	
Method for transforming behavioral and verifications into cycle-base  Methods and apparatus for automated generation of abbreviated instruction set and configure  Utilization of color transformation effects in photographs  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Method sparatus for simulation system  Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Methods and apparatus for Optimizing Applications on Configurable Processors  Methods and apparatus for providing data transfer control  Method and apparatus for providing data transfer control  Method and apparatus for providing data transfer control  Method and apparatus for simulation processor  Method and apparatus for evaluating logic states of design nodes for cycle-based simulation  Method and apparatus for evaluating by capter and memory interface device  Method and apparatus for efficient vocoder implementations  Method and apparatus for efficient vocoder implementations  Data processor architecture  Processor architecture  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for indirect VLIW processors  Methods and apparatus for indirect VLIW processors  Methods and apparatus for indirect VLIW proc	¥	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	20040318 712/22
Methods and apparatus for automated generation of abbreviated instruction set and configur;  Image printing apparatus for automated generation of abbreviated instruction set and configur;  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Wethod of generating development environment for developing system LSI and medium whic  Method and apparatus for simulation system compiler  Storing execution results of imispredicted paths in a superscalar computer processor  Method and Apparatus for Dobtinizing Applications on Configurable Processors  Methods and Apparatus for Dobtinizing Applications on Configurable Processors  Method and apparatus for providing data transfer control  Method and apparatus for providing data transfer control  Method and apparatus for simulating transparent latches  Method and apparatus for evaluating logic states of design nodes for cycle-based simulation  Method and apparatus for evaluating transparent latches  Method and apparatus for evaluating function according to threads  Processor having priority changing function according to threads  Processor having priority changing function according to threads  Compiler for multiple processors  Automatic design of VLIW processors  Automatic design of VLIW processors  Automatic design of value feeting of electronic devices  Methods and apparatus for indirect VLIW memory allocation  Methods and apparatus for indirect VLIW memory allocation	025073 A1	Method for transforming behavioral architectural and verification specifications into cycle-basi	20040205 713/400
Intigation of color transformation effects in photographs  Utilization of color transformation effects in photographs  Print roll for use in a camera imaging system  Metacores: design and optimization techniques  Metacores: design and optimization techniques  Method of generating development environment for developing system LSI and medium whic  Storing execution results for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results for providing data transfer control  Methods and Apparatus for providing data transfer control  Method and apparatus for simulation processor  Method and apparatus for simulation goic states of design nodes for cycle-based simulation  Method and apparatus for simulation transparent latches  Method and apparatus for simulation translator and memory interface device  Automatic design of VLIW processors  Compiler for multiple processors  Automatic design of VLIW processors  Compiler for multiple processors  Compiler for multiple processors  Compiler for multiple processors  Automatic design of VLIW processors  Compiler for multiple processors  Method and system for distributed testing of electronic devices  Method and system for indirect VLIW memory allocation  Methods and apparatus for instruction addressing in indirect vIIW processors  Method and system for indirect VLIW memory allocation	Z ?	Methods and apparatus for automated generation of abbreviated instruction set and configurations	
Print roll for use in a camera imaging system  Method of generating development environment for developing system LSI and medium whic  Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Methods and Apparatus for Optimizing Applications on Configurable Processors  Method and apparatus for providing data transfer control  Method and apparatus for simulation processor  Method and apparatus for simulation processor  Method and apparatus for evaluating logic states of design nodes for cycle-based simulation  Method and apparatus for evaluating logic states of design nodes for cycle-based simulation  Method and apparatus for efficient vocoder implementations  Method and apparatus for efficient vocoder implementations  Data processor and apparatus for efficient vocoder implementations  Data processor having priority changing function according to threads  Processor architecture  Compiler for multiple processors  Automatic design of VLIW processors  Compiler for multiple processors  Automatic design of VLIW processors  Compiler for multiple processors  Automatic design of vill we memory and electronic devices  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for indirect VLIW memory allocation  Methods and apparatus for indirect vIIW memory allocation	<u> </u>	Image printing apparatus including a microcontroller I Milization of color transformation effects in photographs	20040115 355/18
1 Method and apparatus for cycle-based computation and apparatus for cycle-based computation and apparatus for simulation processors  1 Method and apparatus for Ditinizing Applications on Configurable Processors  20031022  200310323  20031032  20033022  200330227  1 Methods and apparatus for Cycle-based computation  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  20030227  200203022  200203023	<b>¥</b>	Print roll for use in a camera imaging system	
Method and apparatus for simulation system compiler Storing execution results of mispredicted paths in a superscalar computer processor Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Methods and Apparatus for Optimizing Applications on Configurable Processors  Methods and apparatus for providing data transfer control Method and apparatus for providing data transfer control Method and apparatus for cycle-based computation Method and apparatus for explain to cycle-based computation Method and apparatus for efficient vocoder implementations Method and apparatus for efficient vocoder implementations Method and apparatus for efficient vocoder implementations Methods and apparatus for instruction according to threads Automatic design of VLIW processors Compiler for multiple processors Compiler for multiple processors Automatic design of VLIW processors Methods and apparatus for instruction addressing in indirect VLIW processors Method and system for distributed testing of electronic devices Methods and apparatus for indirect VLIW memory allocation Methods and apparatus for indirect VLIW memory allocation	¥	Metacores: design and optimization techniques	
Method and apparatus for simulation system compiler  Storing execution results of mispredicted paths in a superscalar computer processor  Storing execution results of mispredicted paths in a superscalar computer processor  Methods and Apparatus for Optimizing Applications on Configurable Processors  Method and apparatus for simulation processor  Method and apparatus for simulating transparent latches  Method and apparatus for efficient vocoder implementations  Method and apparatus for efficient vocoder implementations  Data processing device with instruction translator and memory interface device  Automatic design of VLIW processors  Processor having priority changing function according to threads  Processor architecture  Compiler for multiple processors  Automatic design of VLIW processors  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction devices  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction devices  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction devices  Methods and apparatus for instruction devices  Methods and apparatus for indirect VLIW memory allocation	¥	Method of generating development environment for developing system LSI and medium whic	
Nethods and apparatus for efficient vocoder implementations and apparatus for efficient vocoder implementations  Date processors  Methods and Apparatus for Optimizing Applications on Configurable Processors  Methods and apparatus for providing data transfer control  Method and apparatus for simulation processor  Method and apparatus for expleubased computation  Method and apparatus for efficient vocoder implementations  Data processing device with instruction translator and memory interface device  Automatic design of VLIW processors  Processor architecture  Compiler for multiple processors and distributed memory architectures  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for efficient vocoder implementations  Data processor architecture  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in midirect VLIW processors  Methods and apparatus for instruction addressing in midirect VLIW processors  Methods and apparatus for instruction addressing in midirect VLIW processors  Methods and apparatus for indirect VLIW memory allocation	¥ :	Method and apparatus for simulation system compiler	
Method and apparatus for simulating transfer control  Method and apparatus for simulation processors  Method and apparatus for simulation processor  Method and apparatus for simulating transparent latches  Method and apparatus for efficient vocoder implementations  Data processing device with instruction translator and memory interface device  Automatic design of VLIW processors  Processor having priority changing function according to threads  Processor architecture  Compiler for multiple processors and distributed memory architectures  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Method and system for distributed testing of electronic devices  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for indirect VLIW memory allocation	¥ ?	Storing execution results of mispredicted paths in a superscalar computer processor	20030925 712/225
Methods and apparatus for simulating transfer control Method and apparatus for simulating fransparent latches Method and apparatus for simulating fransparent latches Method and apparatus for simulating fransparent latches Method and apparatus for simulating transparent latches Method and apparatus for efficient vocoder implementations Data processing device with instruction translator and memory interface device Automatic design of VLIW processors Processor having priority changing function according to threads Processor architecture Compiler for multiple processors and distributed memory architectures Automatic design of VLIW processors Automatic design of VLIW processors Methods and apparatus for instruction addressing in indirect VLIW processors Methods and apparatus for instruction addressing in indirect VLIW processors Methods and apparatus for instruction addressing in indirect very processors Methods and apparatus for indirect VLIW memory allocation	<u> </u>	Metrious and Apparatus for Optimizing Applications on Comigurable Processors Program-directed cache prefetching for media processors	20030911 703/14
Method and apparatus for simulation processor  Method and apparatus for cycle-based computation  Method and apparatus for evaluating logic states of design nodes for cycle-based simulation  Method and apparatus for evaluating transparent latches  Methods and apparatus for efficient vocoder implementations  Data processing device with instruction translator and memory interface device  Automatic design of VLIW processors  Processor having priority changing function according to threads  Processor architecture  Compiler for multiple processors and distributed memory architectures  Compiler for multiple processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Methods and apparatus for instruction addressing in indirect very processors  Methods and apparatus for indirect VLIW memory allocation  Methods and apparatus for indirect VLIW memory allocation	{	Methods and apparatus for providing data transfer control	
1 Method and apparatus for cycle-based computation 1 Method and apparatus for evaluating logic states of design nodes for cycle-based simulation 20030220 20030220 20030220 20030220 20030220 20020107 20030220 20020107 20020310 20020311 20020314	¥	Method and apparatus for simulation processor	20030227 703/21
All Method and apparatus for evaluating logic states of design nodes for cycle-based simulation 20030220 20030220 20030220 20030220 20030220 20030220 20030220 20030220 20021107 2002011 2002011 20020211 20020211 20020211 200202107 20020202107 2002020202020202020202020202020202020	040896 A1	Method and apparatus for cycle-based computation	20030227 703/13
Al Method and apparatus for simulating transparent latches  Al Methods and apparatus for efficient vocoder implementations  Al Data processing device with instruction translator and memory interface device  Al Data processing device with instruction translator and memory interface device  Al Automatic design of VLIW processors  Al Processor having priority changing function according to threads  Al Processor architecture  Al Compiler for multiple processor and distributed memory architectures  Al Automatic design of VLIW processors  Al Automatic design of VLIW processors  Al Methods and apparatus for instruction addressing in indirect VLIW processors  Al Method and system for distributed testing of electronic devices  Al Methods and apparatus for indirect VLIW memory allocation	¥	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation	
Al Methods and apparatus for efficient vocoder implementations  Al Data processing device with instruction translator and memory interface device  Al Automatic design of VLIW processors  Al Processor having priority changing function according to threads  Al Processor architecture  Al Compiler for multiple processors and distributed memory architectures  Al Automatic design of VLIW processors  Al Automatic design of VLIW processors  Al Methods and apparatus for instruction addressing in indirect VLIW processors  Al Method and system for distributed testing of electronic devices  Al Methods and apparatus for indirect VLIW memory allocation	¥	Method and apparatus for simulating transparent latches	20030220 703/16
A1 Data processing device with instruction translator and memory interface device 20020926 A1 Automatic design of VLIW processors A1 Processor having priority changing function according to threads A1 Processor architecture A2 Compiler for multiple processor and distributed memory architectures A3 Automatic design of VLIW processors A4 Automatic design of VLIW processors A5 Automatic design of VLIW processors A6 Methods and apparatus for instruction addressing in indirect VLIW processors A7 Method and system for distributed testing of electronic devices A8 Methods and apparatus for indirect VLIW memory allocation A9 Methods and apparatus for indirect VLIW memory allocation	F	Methods and apparatus for efficient vocoder implementations	
<ul> <li>Automatic design of VLIW processors</li> <li>Processor having priority changing function according to threads</li> <li>Processor architecture</li> <li>Compiler for multiple processor and distributed memory architectures</li> <li>Automatic design of VLIW processors</li> <li>Methods and apparatus for instruction addressing in indirect VLIW processors</li> <li>Method and system for distributed testing of electronic devices</li> <li>Methods and apparatus for indirect VLIW memory allocation</li> </ul>	¥.	Data processing device with instruction translator and memory interface device	
Processor naving priority changing function according to threads  Processor architecture  Compiler for multiple processor and distributed memory architectures  Automatic design of VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Method and system for distributed testing of electronic devices  Methods and apparatus for indirect VLIW memory allocation		Automatic design of VLIW processors	20020919 716/1
Compiler for multiple processor and distributed memory architectures  Automatic design of VLIW processors  Methods and apparatus for instruction addressing in indirect VLIW processors  Method and system for distributed testing of electronic devices  Methods and apparatus for indirect VLIW memory allocation		Processor having priority changing function according to threads  December architecture	20020912 712/228
<ul> <li>Automatic design of VLIW processors</li> <li>Methods and apparatus for instruction addressing in indirect VLIW processors</li> <li>Method and system for distributed testing of electronic devices</li> <li>Methods and apparatus for indirect VLIW memory allocation</li> </ul>		Compiler for multiple processor and distributed memory architectures	20020905 707/200
<ol> <li>Methods and apparatus for instruction addressing in indirect VLIW processors</li> <li>Method and system for distributed testing of electronic devices</li> <li>Methods and apparatus for indirect VLIW memory allocation</li> </ol>	_	Automatic design of VLIW processors	20020829 716/17
<ol> <li>Method and system for distributed testing of electronic devices</li> <li>Methods and apparatus for indirect VLIW memory allocation</li> </ol>	_	Methods and apparatus for instruction addressing in indirect VLIW processors	20020620 712/24
I Methods and apparatus for Indirect VLIV memory allocation		Method and system for distributed testing of electronic devices	20020411 714/718
	_	Methods and apparatus for indirect vlivy memory allocation	20020214 / 11/125

	20041123 717/140 20040810 716/4 20040803 703/21 20040622 708/402 20040611 712/244 2004013 712/24 2004013 712/215 20040217 710/8 20040120 717/139 20031125 712/24
	Processor with programmable addressing modes  Boosting simulation performance by dynamically customizing segmented object codes based Retargetable computer design system Methods and apparatus for efficient cosine transform implementations Transcoder-multiplexer (transmux) software architecture Specifying different type generalized event and action pair in a processor Methods and apparatus for providing data transfer control Methods and apparatus for loading a very long instruction word memory Configuration bus reconfigurable/reprogrammable interface for expanded direct memory accellatering control apparatus and method separately holding respective operation information of Methods and apparatus for establishing port priority functions in a VLIW processor Automatic design of VLIW processors
2002000 2002000 2002000 2002000 2001003 2001003 2001003 2001003 2001003 2001003 2001003 2001003 2001003 2001003 2001003 708491 7028286 7028286 7028286 7028286 7028286 7028286 7028286 7028286 7038286 7038286 7038286 7038286 7038286 7038286 7038286 7038288 7038286 8883338 8883338 8883338 8883338 8883338 8883338 8883338	US 6823505 B1 US 6775810 B2 US 6772106 B1 US 6754687 B1 US 6735690 B1 US 6731822 B2 US 6724857 B2 US 6681280 B1 US 6681280 B1 US 6658655 B1 US 6658655 B1

US 6622234 B1	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	20030916 712/22
US 6606721 B1	Method and annaratus that tracks processor resources in a dynamic useurd-random test pro-	20030812 714/728
US 6604067 B1	Rapid design of memory systems using dilation modeling	20030805 703/21
US 6581187 B2	Automatic design of VLIW processors	20030617 716/1
US 6581152 B2	Methods and apparatus for instruction addressing in indirect VLIW processors	20030617 712/24
US 6507947 B1	Programmatic synthesis of processor element arrays	20030114 717/160
US 6457073 B2	Methods and apparatus for providing data transfer control	20020924 710/22
US 6453367 B2	Methods and apparatus for providing direct memory access control	20020917 710/26
US 6408428 B1	Automated design of processor systems using feedback from internal measurements of cand	20020618 716/17
US 6397324 B1	Accessing tables in memory banks using load and store address generators sharing store rea	20020528 712/225
US 6385757 B1	Auto design of VLIW processors	20020507 716/1
US 6356994 B1	Methods and apparatus for instruction addressing in indirect VLIW processors	20020312 712/24
US 6327552 B1	Method and system for determining optimal delay allocation to datapath blocks based on are:	20011204 703/2
US 6260082 B1	Methods and apparatus for providing data transfer control	20010710 710/22
US 6256683 B1	Methods and apparatus for providing direct memory access control	20010703 710/26
US 6223208 B1	Moving data in and out of processor units using idle register/storage functional units	20010424 718/108
US 6219780 B1	Circuit arrangement and method of dispatching instructions to multiple execution units	20010417 712/215
US 6217165 B1	Ink and media cartridge with axial ink chambers	20010417 347/86
US 6199152 B1	Translated memory protection apparatus for an advanced microprocessor	20010306 711/207
US 6163836 A	Processor with programmable addressing modes	20001219 712/37
US 6112299 A	Method and apparatus to select the next instruction in a superscalar or a very long instruction	20000829 712/236
US 6055619 A	Circuits, system, and methods for processing multiple data streams	20000425 712/36
US 6044222 A	System, method, and program product for loop instruction scheduling hardware lookahead	20000328 717/156
US 6031992 A	Combining hardware and software to provide an improved microprocessor	20000229 717/138
US 6011908 A	Gated store buffer for an advanced microprocessor	20000104 714/19
US 5966537 A	Method and apparatus for dynamically optimizing an executable computer program using inpi	19991012 717/158
US 5958061 A	Host microprocessor with apparatus for temporarily holding target processor state	19990928 714/1
US 5937202 A	High-speed, parallel, processor architecture for front-end electronics, based on a single type	19990810 712/19
US 5926832 A	Method and apparatus for aliasing memory data in an advanced microprocessor	19990720 711/141
US 5925123 A	Processor for executing instruction sets received from a network or from a local memory	19990720 712/212
US 5896521 A	Processor synthesis system and processor synthesis method	19990420 703/21
US 5883640 A	Computing apparatus and operating method using string caching to improve graphics perform	19990316 345/503
US 5832205 A	Memory controller for a microprocessor for detecting a failure of speculation on the physical n	19981103 714/53
US 5313551 A	Multiport memory bypass under software control	19940517 711/149
JP 2003345606 A	METHOD, PROGRAM, AND APPARATUS FOR SIMULATION	20031205
US 6826522 B	Simulation method of multi-parallel-stage pipe-lined processor, involves reordering chronolog	20041130
US 20040117172 A	Simulation apparatus for very long instruction word processor, generates simulation result of	20040617
US 20040059892 A	Dynamic program decompression device for game engines, has multiplexer using microcode	20040325
US 6704855 B	Shared resource elements accessing method in very-long instruction word processor, involve	20040309
JP 2003345606 A	Processor command execution simulation method in digital consumer-application apparatus,	20031205
JP 2003140910 A	Binary translation method for very long instruction word processor, involves detecting present	20030516
JP 2002304292 A	Simulation method of very long instruction word processor, involves decoding basic command	81012002